GitHub - ads930/4_bit_adder: This is a 4-bit pipelined carry-ripple adder. The design has been optimized for delay. To view the project, download the zip file and open the project in Cadence Virtuoso.

Repository navigation

4_bit_adder

Public

Notifications
Fork (0)
Star (4)

About

This is a 4-bit pipelined carry-ripple adder. The design has been optimized for delay. To view the project, download the zip file and open the project in Cadence Virtuoso.

cadence-virtuoso pipeline-framework vlsi-design

Activity

4 stars

1 watching

Name		Name	Last commit message	Last commit date
4_Bit_Adder.zip		4_Bit_Adder.zip
4_bit_Adder.pdf		4_bit_Adder.pdf

About

This is a 4-bit pipelined carry-ripple adder. The design has been optimized for delay. To view the project, download the zip file and open the project in Cadence Virtuoso.

cadence-virtuoso pipeline-framework vlsi-design

Activity

4 stars

1 watching

0 forks

Report repository

Navigation Menu

Repository navigation

About

About

Releases

Packages

Contributors

Latest commit

History

Folders and files

About

Topics

Stars

Watchers

Forks

Releases

Packages

Contributors