Skip to content

Enable DCC and memory dump for Nord - #1883

Merged
Jie Gan (jiegan0107) merged 3 commits into
qualcomm-linux:tech/noup/debug/allfrom
jiegan0107:tech/noup/debug/all
Sep 24, 2026
Merged

Jie Gan (jiegan0107) merged 3 commits into
qualcomm-linux:tech/noup/debug/allfrom
jiegan0107:tech/noup/debug/all

Conversation

@jiegan0107

Copy link
Copy Markdown

Add the DCC register capture list for the Nord platform (SoC IDs 648, 690, 691, 692, 798, 803) in a dedicated header qcom-dcc-nord-config.h and enable DCC support for it.

@jiegan0107 Jie Gan (jiegan0107) changed the title QCLINUX: qcom-dcc: add nord register list and enable DCC support Enable DCC and memory dump for Nord Sep 23, 2026
…ation

Remove the CACHE_CLUSTER0-2 dump entries from Hamoa's and Glymur's dump
tables; the per-cluster cache dump is redundant with the existing
per-CPU CACHE_CPU0-11 entries and pushed the table size well past the
reserved CMA pool.

Grow the memdump CMA reservation from 0x3000000 to 0x5000000 so it
covers the largest dump table (Hamoa/Glymur, now ~56MB with per-CPU
SPR/cache entries for CPU0-CPU11) with headroom.

Signed-off-by: Jie Gan <jie.gan@oss.qualcomm.com>
Add the memory dump table for the Nord platform (SoC IDs 648, 690,
691, 692, 798, 803), including new CPUSS cluster/per-CPU and GPU
scandump entries in the dump_ids enum.

Signed-off-by: Jie Gan <jie.gan@oss.qualcomm.com>
Add the DCC register capture list for the Nord platform (SoC IDs
648, 690, 691, 692, 798, 803) in a dedicated header
qcom-dcc-nord-config.h and enable DCC support for it.

Signed-off-by: Jie Gan <jie.gan@oss.qualcomm.com>
@jiegan0107
Jie Gan (jiegan0107) merged commit 9f1e8ae into qualcomm-linux:tech/noup/debug/all Sep 24, 2026
4 of 7 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant