Ioc::power_on clears the CPU's whole interrupt word, including IP7 (CPU timer) #264

Ioc::power_on (ioc.rs ~1305) stores 0 to the CPU's whole interrupt word through the interrupts pointer. That word is shared: besides the IOC's IP2-IP6 it holds IP7, which the hptimer raises for the CPU's Count/Compare timer, and bit 63. A reset through the IOC therefore also clears a pending CPU timer interrupt that the IOC does not own.

A fix would clear only CAUSE_IP2..IP6 (the bits update_interrupts drives). Found while surveying the interrupt paths for #261; not changed there.

🤖 Generated with Claude Code